

# 18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL™ Architecture

## **Features**

- Pin-compatible and functionally equivalent to ZBT™
- Supports 250-MHz bus operations with zero wait states
   Available speed grades are 250, 200 and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- . Byte Write capability
- Single 2.5V core power supply (V<sub>DD</sub>)
- 2.5V I/O power supply (V<sub>DDO</sub>)
- · Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- Available in JEDEC-standard lead-free 100-Pin TQFP, lead-free and non-lead-free 119-Ball BGA and 165-Ball FBGA packages
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- Burst capability—linear or interleaved burst order
- "ZZ" Sleep Mode option and Stop Clock option


# **Functional Description**

The CY7C1370DV25 and CY7C1372DV25 are 2.5V, 512K x 36 and 1 Mbit x 18 Synchronous pipelined burst SRAMs with No Bus Latency  $^{\text{TM}}$  (NoBL  $^{\text{TM}}$ ) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1370DV25 and CY7C1372DV25 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1370DV25 and CY7C1372DV25 are pin-compatible and functionally equivalent to ZBT devices.


All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

Write operations are controlled by the Byte Write Selects (BW<sub>a</sub>-BW<sub>d</sub> for CY7C1370DV25 and BW<sub>a</sub>-BW<sub>b</sub> for CY7C1372DV25) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.








# **Selection Guide**

	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.0	3.4	ns
Maximum Operating Current	350	300	275	mA
Maximum CMOS Standby Current	70	70	70	mA



# **Pin Configurations**

#### 100-Pin TQFP Pinout





# Pin Configurations (continued)

# 119-Ball BGA Pinout CY7C1370DV25 (512K × 36)

C17C1370DV23 (312K x 30)											
	1	2	3	4	5	6	7				
Α	$V_{DDQ}$	Α	Α	Α	Α	Α	$V_{DDQ}$				
В	NC/576M	CE <sub>2</sub>	Α	ADV/LD	Α	CE <sub>3</sub>	NC				
С	NC/1G	Α	Α	$V_{DD}$	Α	Α	NC				
D	$DQ_c$	DQP <sub>c</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQP <sub>b</sub>	DQ <sub>b</sub>				
E	$DQ_c$	$DQ_c$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	DQ <sub>b</sub>	$DQ_b$				
F	$V_{DDQ}$	$DQ_c$	$V_{SS}$	ŌĒ	$V_{SS}$	DQ <sub>b</sub>	$V_{DDQ}$				
G	$DQ_c$	$DQ_c$	BW <sub>c</sub>	Α	BW <sub>b</sub>	DQ <sub>b</sub>	$DQ_b$				
Н	$DQ_c$	$DQ_c$	$V_{SS}$	WE	$V_{SS}$	$DQ_b$	$DQ_b$				
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$				
K	$DQ_d$	$DQ_d$	V <sub>SS</sub>	CLK	$V_{SS}$	DQa	DQa				
L	$DQ_d$	$DQ_d$	BW <sub>d</sub>	NC	BWa	DQa	DQa				
М	$V_{DDQ}$	$DQ_d$	$V_{SS}$	CEN	$V_{SS}$	DQa	$V_{DDQ}$				
N	$DQ_d$	$DQ_d$	$V_{SS}$	A1	$V_{SS}$	DQa	$DQ_a$				
Р	DQ <sub>d</sub>	DQP <sub>d</sub>	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQPa	DQa				
R	NC/144M	Α	MODE	$V_{DD}$	NC	Α	NC/288M				
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ				
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$				

# CY7C1372DV25 (1M x 18)

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	Α	Α	Α	$V_{DDQ}$
В	NC/576M	CE <sub>2</sub>	Α	ADV/LD	Α	CE <sub>3</sub>	NC
С	NC/1G	Α	Α	$V_{DD}$	Α	Α	NC
D	DQ <sub>b</sub>	NC	V <sub>SS</sub>	NC	$V_{SS}$	DQP <sub>a</sub>	NC
Е	NC	$DQ_b$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	NC	DQa
F	$V_{DDQ}$	NC	$V_{SS}$	OE	$V_{SS}$	$DQ_a$	$V_{DDQ}$
G	NC	DQ <sub>b</sub>	BW <sub>b</sub>	Α	NC	NC	DQa
Н	$DQ_b$	NC	$V_{SS}$	WE	$V_{SS}$	DQa	NC
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	NC	$DQ_b$	$V_{SS}$	CLK	$V_{SS}$	NC	DQa
L	DQ <sub>b</sub>	NC	NC	NC	$\overline{\text{BW}}_{\text{a}}$	DQa	NC
М	$V_{DDQ}$	DQ <sub>b</sub>	V <sub>SS</sub>	CEN	V <sub>SS</sub>	NC	$V_{DDQ}$
N	DQ <sub>b</sub>	NC	$V_{SS}$	A1	$V_{SS}$	DQa	NC
Р	NC	DQP <sub>b</sub>	$V_{SS}$	A0	$V_{SS}$	NC	DQa
R	NC/144M	Α	MODE	$V_{DD}$	NC	Α	NC/288M
Т	NC/72M	Α	Α	NC/36M	Α	Α	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$



# Pin Configurations (continued)

# **165-Ball FBGA Pinout**

# CY7C1370DV25 (512K × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	CE <sub>1</sub>	$\overline{BW}_c$	$\overline{BW}_b$	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC/1G	Α	CE2	$\overline{BW}_d$	$\overline{\text{BW}}_{\text{a}}$	CLK	WE	OE	Α	Α	NC
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
E	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
G	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
L	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
М	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	DQa	DQa
N	DQP <sub>d</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	DQPa
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288M
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	А	А	Α	А

# CY7C1372DV25 (1M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	Α	Œ <sub>1</sub>	$\overline{BW}_b$	NC	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	Α
В	NC/1G	Α	CE2	NC	$\overline{\text{BW}}_{\text{a}}$	CLK	WE	ŌE	Α	Α	NC
С	NC	NC	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	DQPa
D	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
E	NC	$DQ_b$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
G	NC	DQ <sub>b</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
K	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
L	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
M	DQ <sub>b</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_a$	NC
N	DQP <sub>b</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC/144M	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	NC/288N
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>d</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of $\underline{CLK}$ . $\underline{BW}_a$ controls $\underline{DQ}_a$ and $\underline{DQP}_a$ , $\underline{BW}_b$ controls $\underline{DQ}_b$ and $\underline{DQP}_b$ , $\underline{BW}_c$ controls $\underline{DQ}_c$ and $\underline{DQP}_c$ , $\underline{BW}_d$ controls $\underline{DQ}_d$ and $\underline{DQP}_d$ .
WE	Input- Synchronous	<b>Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	
OE	Input- Asynchronous	Output Enable, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[1Z:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by $OE$ and the internal control logic. When $OE$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ – $DQ_d$ are placed in a three-state condition. The outputs are automatically three-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $OE$ .
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
	-,	



# Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
$V_{SS}$	Ground	Ground for the device. Should be connected to ground of the system.
NC	_	No connects. This pin is not connected to the die.
NC/(36M, 72M, 144M, 288M, 576M, 1G)	_	<b>These pins are not connected</b> . They will be used for expansion to the 36M, 72M, 144M, 288M, 576M, and 1G densities.
ZZ	Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.

#### Introduction

#### **Functional Overview**

The CY7C1370DV25 and CY7C1372DV25 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 2.6 ns (250-MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE).  $\overline{BW}_X$  can be used to conduct byte write operations.

Write operations are qualified by the Write Enable (WE). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

# **Single Read Accesses**

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, (3) the Write Enable input signal  $\overline{\text{WE}}$  is deasserted HIGH, and (4) ADV/ $\overline{\text{LD}}$  is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250-MHz device) provided  $\overline{\text{OE}}$  is active LOW. After the first clock of the read access the output buffers are controlled by  $\overline{\text{OE}}$  and the internal control logic.  $\overline{\text{OE}}$  must be driven LOW in

order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will three-state following the next clock rise.

#### **Burst Read Accesses**

The CY7C1370DV25 and CY7C1372DV25 have an on-chip burst counter that allows the user the ability to supply a single address and conduct <u>up</u> to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal <u>burst counter</u> regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically three-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d})$  for CY7C1370DV25 &  $DQ_{a,b}/DQP_{a,b}$  for CY7C1372DV25) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the write operation is controlled by BW (BW<sub>a,b,c,d</sub> for CY7C1370DV25 and BW<sub>a,b</sub> for CY7C1372DV25)



signals. The CY7C1370DV25/CY7C1372DV25 provides byte write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1370DV25 and CY7C1372DV25 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25) inputs. Doing so will three-state the output drivers. As a safety precaution, DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1370DV25 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1372DV25) are automatically three-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1370DV25/CY7C1372DV25 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE1, CE2, and CE3) and WE inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}$  ( $\overline{BW}_{a,b,c,d}$  for CY7C1370DV25 and  $\overline{BW}_{a,b}$  for CY7C1372DV25) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	$ZZ \leq 0.2V$	2t <sub>CYC</sub>		ns
$t_{ZZI}$	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
$t_{RZZI}$	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Document #: 38-05558 Rev. \*D

Page 8 of 27



# **Truth Table**<sup>[1, 2, 3, 4, 5, 6, 7]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	ŌĒ	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Χ	X	L	L-H	Tri-state
Continue Deselect Cycle	None	Х	L	Н	Х	Χ	Χ	L	L-H	Tri-state
Read Cycle (Begin Burst)	External	L	L	L	Н	Χ	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Χ	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Χ	Н	L	L-H	Tri-state
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Χ	Н	L	L-H	Tri-state
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Χ	L	L-H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tri-state
Write Abort (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tri-state
Ignore Clock Edge (Stall)	Current	Х	L	Х	Х	Χ	Х	Н	L-H	_
Sleep Mode	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state

# Partial Write Cycle Description<sup>[1, 2, 3, 8]</sup>

Function (CY7C1370DV25)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BWa
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte $c - (DQ_c \text{ and } DQP_c)$	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

### Notes:

- 1. X = "Don't Care", H = Logic HIGH, L = Logic LOW,  $\overline{CE}$  stands for ALL Chip Enables active.  $\overline{BWx}$  = L signifies at least one Byte Write Select is active,  $\overline{BW_x}$  = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.

  2. Write is defined by  $\overline{WE}$  and  $\overline{BW_X}$ . See Write Cycle Description table for details.

  3. When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

  4. The DQ and DQP pins are controlled by the current cycle and the  $\overline{OE}$  signal.

- 5.  $\overline{\text{CEN}} = \text{H}$  inserts wait states.
- OEIN = IT IT IDENTS WAIT STATES.
   Device will power-up deselected and the I/Os in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQ<sub>s</sub> and DQP<sub>X</sub> = Three-state when OE is inactive or when the device is deselected, and DQ<sub>s</sub> = data when OE is active.
   Table only lists a partial listing of the byte write combinations. Any Combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



Function (CY7C1372DV25)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	х	х
Write - No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write Both Bytes	L	L	L

# IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1370DV25/CY7C1372DV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1370DV25/CY7C1372DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device

# **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

## **Test Access Port (TAP)**

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

# TAP Controller Block Diagram



# Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.



#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(\ensuremath{V_{SS}})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted

through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.</u>

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.



#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #85 (for 119-BGA package) or bit #89 (for 165-fBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the


current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR," the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## **TAP Timing**





# TAP AC Switching Characteristics Over the Operating Range [9, 10]

Parameter	Description	Min.	Max.	Unit
Clock			L	I.
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
<b>Output Time</b>	es	<u>.</u>		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Set-up Time	es	<u>.</u>		
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Set-up to TCK Rise	5		ns
<b>Hold Times</b>			•	
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns


<sup>9.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC test Conditions.  $t_{R}/t_{F} = 1$  ns.



## 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; V_{DD} = 2.5\text{V} \pm 0.125\text{V} \text{ unless otherwise noted})^{[11]}$ 

Parameter	Description	Test Cor	Min.	Max.	Unit	
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}, V_{DDQ} =$	2.0		V	
V <sub>OH2</sub>	Output HIGH Voltage	$I_{OH} = -100 \ \mu A, \ V_{DDQ} = 2.5 V$		2.1		V
V <sub>OL1</sub>	Output LOW Voltage	$I_{OL} = 8.0 \text{ mA}, V_{DDQ} = 2.5 \text{V}$			0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		<b>-</b> 5	5	μA

# **Scan Register Sizes**

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball fBGA package)	89	89

# **Identification Register Definitions**

Instruction Field	CY7C1372DV25	CY7C1370DV25	Description
Revision Number (31:29)	000	000	Reserved for version number.
Cypress Device ID (28:12)	01011001000100101	01011001000010101	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicate the presence of an ID register.

#### Note:

11.All voltages referenced to  $V_{SS}$  (GND).



# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

# 119-Ball BGA Boundary Scan Order [12, 13]

Bit #	Ball ID						
1	H4	23	F6	45	G4	67	L1
2	T4	24	E7	46	A4	68	M2
3	T5	25	D7	47	G3	69	N1
4	T6	26	H7	48	C3	70	P1
5	R5	27	G6	49	B2	71	K1
6	L5	28	E6	50	В3	72	L2
7	R6	29	D6	51	А3	73	N2
8	U6	30	C7	52	C2	74	P2
9	R7	31	B7	53	A2	75	R3
10	T7	32	C6	54	B1	76	T1
11	P6	33	A6	55	C1	77	R1
12	N7	34	C5	56	D2	78	T2
13	M6	35	B5	57	E1	79	L3
14	L7	36	G5	58	F2	80	R2
15	K6	37	B6	59	G1	81	Т3
16	P7	38	D4	60	H2	82	L4
17	N6	39	B4	61	D1	83	N4
18	L6	40	F4	62	E2	84	P4
19	K7	41	M4	63	G2	85	Internal
20	J5	42	A5	64	H1		
21	H6	43	K4	65	J3		
22	G7	44	E4	66	2K		

Notes: 12. Balls which are NC (No Connect) are pre-set LOW. 13. Bit# 85 is pre-set HIGH.



# 165-Ball FBGA Boundary Scan Order [12, 14]

Bit #	Ball ID	Bit #	Ball ID	Bit #	Ball ID
1	N6	31	D10	61	G1
2	N7	32	C11	62	D2
3	N10	33	A11	63	E2
4	P11	34	B11	64	F2
5	P8	35	A10	65	G2
6	R8	36	B10	66	H1
7	R9	37	A9	67	H3
8	P9	38	B9	68	J1
9	P10	39	C10	69	K1
10	R10	40	A8	70	L1
11	R11	41	B8	71	M1
12	H11	42	A7	72	J2
13	N11	43	B7	73	K2
14	M11	44	B6	74	L2
15	L11	45	A6	75	M2
16	K11	46	B5	76	N1
17	J11	47	A5	77	N2
18	M10	48	A4	78	P1
19	L10	49	B4	79	R1
20	K10	50	В3	80	R2
21	J10	51	A3	81	P3
22	H9	52	A2	82	R3
23	H10	53	B2	83	P2
24	G11	54	C2	84	R4
25	F11	55	B1	85	P4
26	E11	56	A1	86	N5
27	D11	57	C1	87	P6
28	G10	58	D1	88	R6
29	F10	59	E1	89	Internal
30	E10	60	F1		

Note: 14. Bit# 89 is pre-set HIGH.



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.....-55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +3.6VSupply Voltage on  $V_{DDQ}$  Relative to GND ..... –0.5V to + $V_{DD}$ DC to Outputs in Tri-State ...... -0.5V to V<sub>DDQ</sub> + 0.5V

DC Input Voltage	0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	$V_{DD}/V_{DDQ}$
Commercial	0°C to +70°C	2.5V ±5%
Industrial	-40°C to +85°C	

# Electrical Characteristics Over the Operating Range<sup>[15, 16]</sup>

Parameter	Description	Test Conditi	ons	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{DDQ}$	I/O Supply Voltage	for 2.5V I/O		2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	for 2.5V I/O, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 2.5V I/O, I <sub>OL</sub> = 1.0 mA	or 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[17]</sup>	or 2.5V I/O		1.7	$V_{DD} + 0.3V$	V
V <sub>IL</sub>	Input LOW Voltage[17]	for 2.5V I/O		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$SND \le V_I \le V_{DDQ}$		<del>-</del> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>		-30		μА
		Input = V <sub>DD</sub>			5	μА
	Input Current of ZZ	Input = V <sub>SS</sub>				μА
	Input = $V_{DD}$			30	μА	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DD_i}$ Output Disable	t	<b>-</b> 5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	4.0-ns cycle, 250 MHz		350	mA
			5.0-ns cycle, 200 MHz		300	mA
			6.0-ns cycle, 167 MHz		275	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250 MHz		160	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX} = f_{MAX}$	5.0-ns cycle, 200 MHz		150	mA
	Ourient—TTE inputs	1/t <sub>CYC</sub>	6.0-ns cycle, 167 MHz		140	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , $f = 0$	All speed grades		70	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250 MHz		135	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V \text{ or } V_{IN} \ge V_{DDQ} - 0.3V,$	5.0-ns cycle, 200 MHz		130	mA
	Current—CiviCo iriputs	$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz		125	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f} = 0 \end{aligned}$	All speed grades		80	mA

#### Notes:

<sup>15.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 16.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 17. Tested initially and after any design or process change that may affect these parameters.



# Capacitance<sup>[17]</sup>


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 2.5V.$ $V_{DDO} = 2.5V$	5	8	9	pF
C <sub>I/O</sub>	Input/Output Capacitance	1 V DDQ - 2.5 V	5	8	9	pF

# Thermal Resistance<sup>[17]</sup>

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures	28.66	23.8	20.7	°C/W
ΘJC		for measuring thermal impedance, per EIA/JESD51.	4.08	6.2	4.0	°C/W

# **AC Test Loads and Waveforms**

## 2.5V I/O Test Load





# Switching Characteristics Over the Operating Range [22, 23]

		-2	-250		-200		67			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
t <sub>Power</sub> <sup>[18]</sup>	V <sub>CC</sub> (typical) to the first access read or write	1		1		1		ms		
Clock										
t <sub>CYC</sub>	Clock Cycle Time	4.0		5		6		ns		
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		167	MHz		
t <sub>CH</sub>	Clock HIGH	1.7		2.0		2.2		ns		
t <sub>CL</sub>	Clock LOW	1.7		2.0		2.2		ns		
Output Times										
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		3.0		3.4	ns		
t <sub>EOV</sub>	OE LOW to Output Valid		2.6		3.0		3.4	ns		
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.3		1.3		ns		
t <sub>CHZ</sub>	Clock to High-Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns		
t <sub>CLZ</sub>	Clock to Low-Z <sup>[19, 20, 21]</sup>	1.0		1.3		1.3		ns		
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns		
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[19, 20, 21]</sup>			0		0		ns		
Set-up Times										
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.2		1.4		1.5		ns		
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.2		1.4		1.5		ns		
t <sub>CENS</sub>	CEN Set-up Before CLK Rise	1.2		1.4		1.5		ns		
t <sub>WES</sub>	WE, BW <sub>x</sub> Set-up Before CLK Rise	1.2		1.4		1.5		ns		
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	1.2		1.4		1.5		ns		
t <sub>CES</sub>	Chip Select Set-up	1.2		1.4		1.5		ns		
Hold Times										
t <sub>AH</sub>	Address Hold After CLK Rise	0.3		0.4		0.5		ns		
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.3		0.4		0.5		ns		
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.3		0.4		0.5		ns		
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold After CLK Rise	0.3		0.4		0.5		ns		
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.3		0.4		0.5		ns		
t <sub>CEH</sub>	Chip Select Hold After CLK Rise	0.3		0.4		0.5		ns		

<sup>18.</sup> This part has a voltage regulator internally; t<sub>Power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.

<sup>19.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


20. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>21.</sup> This parameter is sampled and not 100% tested.

<sup>22.</sup> Timing reference 1.25V when V<sub>DDQ</sub> = 2.5V.
23. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



# **Switching Waveforms** $\textbf{Read/Write/Timing}^{[24,\ 25,\ 26]}$




#### Notes:


24. For this waveform ZZ is tied LOW.
25. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
26. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



# **Switching Waveforms** (continued) NOP,STALL and DESELECT Cycles<sup>[24, 25, 27]</sup>



# ${\rm ZZ\ Mode\ Timing}^{[28,\ 29]}$



#### Notes:

27. The Ignore Clock Edge or Stall cycle (Clock 3) illustrated  $\overline{\text{CEN}}$  being used to create a pause. A write is not performed during this cycle 28. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

29. I/Os are in High-Z when exiting ZZ sleep mode.



# **Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1370DV25-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1372DV25-167AXC			
	CY7C1370DV25-167BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	1
	CY7C1372DV25-167BGC			
	CY7C1370DV25-167BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	_
	CY7C1372DV25-167BGXC			
	CY7C1370DV25-167BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-167BZC			
	CY7C1370DV25-167BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-167BZXC		Lead-Free	
	CY7C1370DV25-167AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1372DV25-167AXI			
	CY7C1370DV25-167BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	_
	CY7C1372DV25-167BGI			
	CY7C1370DV25-167BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free  165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	1
	CY7C1372DV25-167BGXI			
	CY7C1370DV25-167BZI	51-85180		
	CY7C1372DV25-167BZI			
	CY7C1370DV25-167BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-167BZXI		Lead-Free	
200	CY7C1370DV25-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1372DV25-200AXC			
	CY7C1370DV25-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1372DV25-200BGC			
	CY7C1370DV25-200BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1372DV25-200BGXC			
	CY7C1370DV25-200BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-200BZC			
	CY7C1370DV25-200BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	1
	CY7C1372DV25-200BZXC		Lead-Free	
	CY7C1370DV25-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1372DV25-200AXI			
	CY7C1370DV25-200BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	1
	CY7C1372DV25-200BGI			
	CY7C1370DV25-200BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	1
	CY7C1372DV25-200BGXI			
	CY7C1370DV25-200BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	1
	CY7C1372DV25-200BZI	1		
	CY7C1370DV25-200BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-200BZXI	1	Lead-Free	



# Ordering Information (continued)


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


250	CY7C1370DV25-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1372DV25-250AXC			_
	CY7C1370DV25-250BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1372DV25-250BGC			
	CY7C1370DV25-250BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	1
	CY7C1372DV25-250BGXC			
	CY7C1370DV25-250BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-250BZC			
	CY7C1370DV25-250BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	]
	CY7C1372DV25-250BZXC		Lead-Free	
	CY7C1370DV25-250AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1372DV25-250AXI			
	CY7C1370DV25-250BGI		119-ball Ball Grid Array (14 x 22 x 2.4 mm)	=
	CY7C1372DV25-250BGI			
	CY7C1370DV25-250BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Lead-Free	
	CY7C1372DV25-250BGXI			
	CY7C1370DV25-250BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-250BZI			
	CY7C1370DV25-250BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1372DV25-250BZXI		Lead-Free	




# **Package Diagrams**

# 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) (51-85050)








- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
   MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
   BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS


51-85050-\*B



# Package Diagrams (continued)

# 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)






51-85115-\*B



# Package Diagrams (continued)

# 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)



NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1370DV25/CY7C1372DV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05558

Documen	Number: 3	<b>ხ-</b> სეეეგ		<del>-</del>
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	254509	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 225 Mhz Speed Bin Added lead-free information for 100-Pin TQFP, 119 BGA and 165 FBGA package Added comment of 'Lead-free BG packages availability' below the Ordering Information
*B	326078	See ECN	PCI	Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added description on EXTEST Output Bus Tri-State Changed description on the Tap Instruction Set Overview and Extest Changed $\Theta_{JA}$ and $\Theta_{JC}$ for TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for BGA Package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively Modified $V_{OL}$ , $V_{OH}$ test conditions Removed comment of 'Lead-free BG packages availability' below the Ordering Information Updated Ordering Information Table
*C	418125	See ECN	NXR	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed the description of $I_X$ from Input Load Current to Input Leakage Current on page# 18 Changed the $I_X$ current values of MODE on page # 18 from $-5~\mu A$ and 30 $\mu A$ to $-30~\mu A$ and 5 $\mu A$ Changed the $I_X$ current values of ZZ on page # 18 from $-30~\mu A$ and 5 $\mu A$ to $-5~\mu A$ and 30 $\mu A$ Changed $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ on page # 18 Updated Ordering Information Table
*D	475677	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND. Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.